Regviz

Silicon Labs /EFR32BG24A020F1536IM40 /MODEM_S /STATUS2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as STATUS2

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A010F1536GM40/MODEM_S/STATUS2#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0CHPWRACCUMUX0BBSSMUX0 (LR125k)LRBLECI 0 (UNCODEDPHY)UNCODEDPHY 0 (CODEDPHY)CODEDPHY 0RTCOST

LRBLECI=LR125k

Description

No Description

Fields

CHPWRACCUMUX

Channel power
BBSSMUX

Actual Baseband Signal Selection
LRBLECI

RXed packet’s LR BLE coding indicator

0 (LR125k): FEC block 2 coded using C=8, 125kbps

1 (LR500k): FEC block 2 coded using C=2, 500kbps
UNCODEDPHY

UNCODED PHY DET
CODEDPHY

CODED PHY DET
RTCOST

phase demod real time cost

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data